ASTRACT -InAs nanowires have been actively explored as the channel material for high performance transistors owing to their high electron mobility and ease of ohmic metal contact formation. The catalytic growth of non-epitaxial InAs nanowires, however, has often relied on the use of Au colloids which is non-CMOS compatible. Here, we demonstrate the successful synthesis of high yield of crystalline InAs nanowires with high yield and tunable diameters by using Ni nanoparticles as the catalyst material on amorphous SiO 2 substrates. The nanowires show superb electrical properties with field-effect electron mobility ~2,700 cm 2 /Vs and I ON /I OFF >10 3 . The uniformity and purity of the grown InAs nanowires are further demonstrated by largescale assembly of parallel arrays of nanowires on substrates via the contact printing process that enables high performance, "printable" transistors, capable of delivering 5-10 mA ON currents (~400 nanowires).
The ability to control the size, structure, composition and morphology of semiconductor nanowires (NWs) makes them ideal one-dimensional building blocks for potential applications in high performance nanoelectronics and large-area, flexible electronics. [1] [2] [3] [4] [5] [6] [7] Uniquely, nanowires can be readily assembled on various substrates using low temperature processing conditions, therefore, making them compatible with CMOS processing while avoiding the lattice mismatch and single-crystalline growth challenges often encountered for epitaxial, planar thin films. [8] [9] [10] [11] As a result, hybrid electronics 4 consisting of "top-down" Si CMOS and "bottom-up" nanomaterials may be envisioned for enabling advanced functionalities. In particular, InAs nanowires have been widely explored as the channel material for high performance transistors owing to (i) their high electron mobility (µ n ), and (ii) the ability to readily form near-ohmic, transparent metal source/drain contacts due to their small band gap and the intrinsic surface charge accumulation layer. 2, [12] [13] [14] [15] Additionally, InAs has a large bulk exciton Bohr radius (~34 nm) which is on the order of the radial size of nanowires, resulting in 1-D quantum confinement of the carriers with potentially interesting carrier transport characteristics. 16 The reported synthesis of non-epitaxial, semiconductor nanowires often involves the surfaces at elevated temperatures, NPs are formed upon aggregation and bonding of the atoms via metal-metal interactions. The NP diameters can be readily tuned by the corresponding thin film thickness and the annealing conditions. Figure 1 shows the atomic force microcopy (AFM) images and corresponding particle diameter distributions of Ni particles formed by the thermal annealing of 0.5 nm (Fig. 1a and b ), 1.5 nm ( Fig. 1c and d) , and 3 nm ( Fig. 1e and f) Ni films at 850 ºC for 10 min. The NP diameters obtained from AFM and scanning electron microscopy (SEM) for the 0.5, 1.5, and 3 nm films are 10±2, 14±3, and 26±5 nm, respectively. The diameter variation as a percent of the mean for all three particle sizes is ~20%. This is remarkably good considering the simplicity of this method, and that the variation for commercially available colloidal Au NPs used to grow nanowires of similar diameter (20-40 nm) is ~10%.
The NPs attained from thin film annealing were used as catalytic seeds for the growth of InAs nanowires. After the thermal annealing process, the sample temperature was reduced to 470-550ºC, and InAs NWs were then grown for ~1 hr by vaporization of InAs solid source (source temperature 720ºC). The growth furnace consisted of two independently controlled temperature zones, one for the solid source and the other for the sample, similar to the previously reported Au-catalyzed InAs NW growth set up. 13 Hydrogen (150 s.c.c.m.) was used as the carrier gas for the delivery of the thermally vaporized solid InAs source. The pressure was maintained constant at ~1 torr. The NWs were grown chemically intrinsic without any intentional doping.
SEM images of Ni-catalyzed InAs NWs grown from different particle diameters are shown in Nanowire diameters of 23±6, 26±8, and 38±9 nm were obtained for 10, 14, and 26 nm NPs, respectively. The variation as a percent of the mean for the grown nanowires is 25-32% which is slightly larger than that of the NP distribution. The optimal sample temperature is found to depend on the NP diameter. For the 10, 14, and 26 nm NPs, sample temperatures of 475, 500, and 520ºC were found to yield the highest density of NWs, respectively ( Table 1 ). The higher growth temperature for larger particles is expected as the larger particles have higher eutectic temperatures. Notably, while relatively high NW growth yields are observed at the optimal temperatures for both 10 and 14 nm NPs (5-50 NW/µm 2 ), significantly lower yield is observed for the 26 nm NPs (~1 NW/µm 2 ). This diameter dependence growth yield can be explained by the higher activation energy and higher InAs source delivery rate required for the successful nucleation and therefore growth of larger diameter nanowires. The successful catalytic growth of InAs NWs from Ni NPs arises from the phase properties and the eutectic temperature of the NiIn-As system. However, the phase diagrams for Ni-In-As have not been well-studied, either experimentally or theoretically. Given the interest in nanowire growth by the vapor-liquid-solid process, this is certainly an area that needs further attention and future exploration. We note that our growth temperatures using Ni and Au NPs of similar diameter are approximately the same (Table 1) , suggesting similar eutectic temperatures for the Au-In-As and Ni-In-As systems at this scale.
The structure of the InAs NWs was studied by transmission electron microscopy (TEM).
Low and high resolution TEM images confirm the crystallinity and low defect density of the The high ON current and conductance of the InAs NWs arise from their high electron mobility, and demonstrates the utility of these synthetic materials for high performance electronics. The field-effect mobility of the nanowires was estimated from the transfer characteristics and is depicted in Fig. 4d as a function of the back-gate voltage V GS . The mobility was deduced from the low-bias (low V DS ) transconductance, dI DS /dV GS of the device by using the standard square-law model,
where C ox is the gate capacitance. The capacitance C ox = 0.52 fF was obtained from modeling using the finite element analysis software Finite Element Method Magnetics. From the square law model, a peak electron mobility of µ n~2 ,700 cm 2 /Vs is obtained.
Notably, this electron mobility estimation presents the lower boundary limit as no correction was taken into account, for example, for possible contact resistance. Our Ni-catalyzed InAs NW mobility is comparable to the previously reported Au-catalyzed NWs. process, all synthesized materials are transferred from the growth substrate to the receiver substrate, the results attest the high purity and uniformity of the InAs nanowires grown by using Ni NPs. In future, the nanowire device performance can be readily enhanced through channel length scaling and integration of high-κ dielectrics in a top gate configuration. 13, [20] [21] [22] In conclusion, a method to grow crystalline, high-mobility InAs nanowires on amorphous substrates by the VLS/VSS process (non-epitaxial) with the use of Ni catalyst has been demonstraed. Ni NPs are found to serve as efficient catalytic materials for InAs NW growth.
Importantly, the chemical composition of the wires grown using this method is close to the expected stoichiometry, therefore, enabling high performance nanowire devices with electron mobility ~2,700 cm 2 /Vs and I ON /I OFF >10 3 . The high yield and purity of the grown InAs nanowires enable for the successful and aligned transfer of NWs from the growth substrate to the receiver substrate by the contact printing process. The ability to grow high mobility, crystalline, CMOS-compatible, and printable InAs NWs may have important implications for future integration of InAs NWs for various electronic applications.
Experimental Section
Thermal evaporation was carried out using 99.995% pure Ni pellets (Kurt J. Lesker) under a vacuum of ~8x10 -7 torr. AFM used to image the Ni catalysts after annealing was performed using a Digital Instruments Dimension 3100. SEM and TEM were performed on the InAs nanowires using a Gemini Leo 1550 and JEOL 2100-F 200 kV, respectively. The InAs nanowire FET devices were fabricated by drop-casting the InAs nanowires suspended in ethanol onto ptype Si substrates with a 50 nm gate oxide. Photolithography was used to define the source and drain regions and Ni was thermally evaporated to form the source and drain contacts. Details of the printing process for fabrication of the InAs NW array FETs have been previously described. 8 Graduate Fellowship (J.C.H. 
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